

Research Journal of Pharmaceutical, Biological and Chemical Sciences

A Survey Paper on Time-To-Digital Converter (TDC).

Mahima R^{1*}, and Muralidharan D².

¹M.Tech VLSI DESIGN, SASTRA University, Thanjavur, Tamil Nadu, India-613401.

²Assistant Professor, School of Computing, SASTRA University, Thanjavur, Tamil Nadu, India-613401.

ABSTRACT

In a profound CMOS submicron technology, the time resolution is always better than the voltage resolution. The system which detect the time information of a signal is called a TDC system. The basic task of TDC is to quantize the time interval between two signals with a resolution of some picoseconds. ADPLL is contributing great role in Industrial, scientific and medical (ISM) band applications in wireless systems such as WLAN, WiMAX, Bluetooth and Zigbee. To design ADPLL for wireless communication, TDC are used for time interval measurement. All digital phase locked loop (ADPLL) is designed with digital components, which have high resistance to supply noise and temperature variation.

Keywords: Time-To-Digital Converter(TDC), All Digital Phase Locked Loop(ADPLL), Sense Amplifier Based Flip-Flop(SAFF), Gated Ring Oscillator(GRO), Switched Ring Oscillator(SRO), 2-dimension Vernier TDC(VTDC), 2-dimension Gated Vernier TDC (GVTDC), 3-dimension vernier ring TDC(3-D VRTDC).

**Corresponding author*

INTRODUCTION

Time-to-digital converter (TDC) is a sultry research topic[1]. Due to increasing usage of ADPLL, TDCs are developed more [2] [3]. TDC is similar to ADC, but while ADC converts analog information to digital, TDC converts in terms of time information to digital output. TDC's can be classified into two extremes: analog and digital as shown in fig:1. generally, analog TDC depend on current integration, while the digital TDC depend on some counting technique. Many TDC structures are introduced inbetween these two extremes.




Fig 1: A classification of TDC

ANALOG TDC

Analog TDC is a traditional method, in the first place to change over the time interim to voltage. By using ADC voltage value is digitized. Pulse width can be created by habituating two events which is start and stop [4]. Using an analog integrator This pulse can be transformed to voltage by using analog integrator then the voltage can be bolstered to ADC. Dynamic range of analog TDC for N bit is

$$dynamicRange = 2^N \cdot T_{LSB} \tag{1.1}$$

DIGITAL TDC

Analog TDC does not hold any scaling properties. Digital TDC does not have any analog conversion step and it is obviously ruled by digital circuitry. It specifically transform time interval into digital output [4]. High resolution can be accomplished. In digital TDC, time interval measurement can be done by using counter based TDC and digital delay line based TDC.

COUNTER BASED TDC

In counter based TDC, the time interim can be measured by counting the reference clock cycle. Fig.3 shows the estimation interim characterized by two signal (start & stop). It is thoroughly asynchronous to the clock signal. If the time interim is even smaller means high resolution can be accomplished. It can be done by more subdivision of clock signal. It should be in asynchronous manner as shown in fig 4. The device that plays out this subdivision is really called digital TDCs[4].




Fig 3: Time interim estimation of counter based TDC

happens later. It appears like the stop signal follows start signal [10]. In every stage, it makes up for lost time by

$$TLSB = \text{delay1} - \text{delay2} \quad (3.3.1)$$

In this manner the resolution is subject to the distinction of two deferral stages rather than one buffer. It improves the resolution but area and power consumption. Conversion time also increased.

Table: 1 Comparison of Different TDC Architecture

REF. NO	ARCHITECTURE	DESCRIPTION	IMPROVEMENTS MADE
[14]	Two-dimensions Vernier TDC (2-D VTDC).	In this 2-D vernier plane all the conceivable differences between the tap will be considered. 2-D plane consists of comparator matrix and two delay axes.	<ul style="list-style-type: none"> • It reduces the length of delay chain leads to provide better efficiency. • More quantization levels can be produced
[15]	3-dimensional Vernier ring TDC (3-D VTDC).	3-D delay Space can be formed by adding more 2-D delay planes. It re-uses a comparator matrix and two delay rings.	<ul style="list-style-type: none"> • Efficiency and measurement time can be improved. Large DR can be achieved.
[16]	Vernier parallel delay-line TDC.	It combines vernier and parallel delay line TDC.	<ul style="list-style-type: none"> • It reduces mismatch, parasitic effects and conversion time. • It improves time resolution.
[17]	Vernier TDC using GRO in a 2-D pattern (2-D GVTDC).	It combines Vernier technique with a GRO. Classical vernier delay line is replaced by GRO.	<ul style="list-style-type: none"> • High raw resolution can be achieved. Latency time and Quantization noise can be reduced.
[18]	Switched-ring oscillator based TDC (SRO-TDC).	Operates at high oversampling ratios (OSRs).	<ul style="list-style-type: none"> • It is unsusceptible to skew errors and leakage. Without using calibration high resolution can be achieved.
[19]	2-dimension Gated-Vernier TDC (2-D GVTDC) with digital GRO calibration.	Two 3-stage gated-ring oscillators (GRO) is used in x, y axes. It combines vernier and GRO concepts.	<ul style="list-style-type: none"> • It improves resolution. • Large latency time and quantization noise can be reduced.

GATED RING OSCILLATOR (GRO) TDC

For increasing TDC resolution effectively noise shaping technique should be used [11]. GRO could accomplish expansive element range with little number of delay components. By protecting the oscillator state toward the end of the estimation interim $T_{in}[k-1]$, the quantization blunder $T_{stop}[k-1]$, from that estimation is additionally saved. Indeed, when the accompanying estimation of $T_{in}[k-1]$ is started, the past quantization blunder is extended as $T_{start}[k] = T_{stop}[k-1]$. Here, the result is the reduction of quantization noise in frequency domain. Here, 1st order noise shaping takes place [12]. In presence of large mismatch also high resolution can be achieved.




Fig 6: Buffer TDC




Fig 7: Inverter Delay Line TDC




Fig 8: Vernier Delay Line TDC




Fig 9: GRO TDC




Fig 10: parallel scaled delay element TDC

PARALLEL SCALED DELAY ELEMENT TDC

Gates should be arranged in a parallel structure. Parallel produces TDC portrayed in Fig.10. The start signal connected to all delay components in parallel. The delay elements outputs are sampled at the same time when the stop signal rises [13]. Rather than proliferating the differential start signal, stop signal is deferred to keep away from differential discrepancy issue. The delay cells are associated with the stop signal are estimated for delays.

$$Td_i = Td_0 + \Delta Td \cdot N \tag{3.5.1}$$

The start and stop signal time difference is quantized. The resolution is $T_{LSB} = \Delta t_d$. Output will be produced after the stop signal rises. Particularly for achieving a high DR, start and stop signal should be balanced. it is challenging one. It additionally implies that the layout is critical.

ADVANCED TDC ARCHITECTURE

TWO-DIMENSION VERNIER TDC (2-D VTDC)

The classical vernier TDC is arranged in two-dimension pattern forms a 2-D VRTDC. The number of delay element or length of delay chain can be reduced. In classical vernier structure uses more number of delay elements or stages. Classical vernier structure having demerit of low resolution, more power consumption, jitter noise and mismatches. Here, 2-D vernier TDC is proposed to overcome this problem[14]. Compared with classical vernier TDC, this proposed TDC provides high resolution. Here, power consumption and area is reduced. In a normal vernier plane, differential delay Δ can be computed between two delay chains. In the event that it is n stage implies $n\Delta$ differential delay can be acquired. Differential delay can be computed between the 1st stage of X and Y line . In 2-D plane, all conceivable differences between the taps can be obtained. Here, 25 quantization levels are obtained rather than 5. The time references are acknowledged with two delay lines. Using time comparator the digital conversion takes place.

3-D VERNIER RING TDC (3-D VRTDC)

Vernier ring TDC in a 3-dimension pattern is utilized. It significantly enhances the power consumption and measurement time. This TDC accomplishes fine resolution. At the same time, large detectable range also obtained .The number of delay element or length of delay chain can be reduced in 2D Vernier architecture. The same hardware can be utilized again and again in a ring configuration. So, this VRTDC enhances the detectable range without adjusting the resolution. The comparator matrix and two delay rings are utilized again and again in 3-D VRTDC[15]. This TDC incredibly enhances the power consumption, effectiveness and measurement time.

VERNIER PARALLEL DELAY LINE TDC

A new vernier parallel delay line TDC is utilized. For achieving fine resolution two parallel delay-lines are combined. The resolution of traditional delay-line TDC is characterized by the propagation delay of single delay element (inverter, buffer) utilized in delay chain. Different sub-gate delay line structures are developed for enhance the resolution. It includes parallel delay-line and Vernier-delay line based structures. The values of the single capacitors must be reduced for enhance the parallel TDC resolution. Parasitic effects of capacitor and mismatches are the constraints of parallel TDC if the capacitor is smaller. In this TDC architecture, it reduces the parasitic effects and mismatches for achieving finer time resolution[16]. For large n, this TDC conversion time is lower.

2-D VERNIER TDC USING GRO (2-D GVTDC)

This TDC combines Vernier technique with a GRO. Classical vernier delay line is replaced by GRO. A 2-D pattern GVTDC is used. All the conceivable differences between the taps can be obtained[17], as opposed to single stage line. The large latency time can be reduced. Using GRO minimum quantization noise of classical VTDC can be reduced. This TDC utilizes two GRO rather than two typical delayline. It enhances resolution. 2-D GVTDC combines the operation of GRO and Vernier TDC in 2-D design thus, it is advanced architecture the performance in terms of resolution, latency can be improved. In a classical vernier TDC, if the number of stage expanded means device mismatches will be expanded and an extensive latency is attained. To overcome this issue Vernier in view of ring oscillators TDC is utilized. Nonetheless, this Vernier-ring TDC has trade-off between TDC quantization noise and gain. GRO TDC utilizes noise shaping technique. Utilizing this procedure TDC resolution can be expanded completely and quantization noise can be minimized. Here, one GRO axis should be fast and other one should be slow.

SRO-TDC

This TDC utilizes switched ring oscillator with high OSRs. GRO TDC suffer from skew errors ,dead-zones and leakage. This TDC operates between two frequency states so it is insusceptible to leakage and skew errors and quantization noise can be reduced. Dead free zone operation is accomplished by repressing gating delay, charge distribution, leakage. By utilizing noise shaping and oversampling, high resolution can be accomplished without using calibration in SRO-TDC. In an open-circle way, noise shaping can be accomplished by switching of ring oscillator takes place between two frequencies. By separating the input carrier frequencies and sampling clock, SRO-TDC operates at high oversampling ratios[18].

2-D GVTDC WITH DIGITAL CALIBRATION

Two three-stage gated-ring-oscillators (GROs) used in 2-dimension (2-D) Vernier TDC. These two 3-stage GROs are used in the X and Y Vernier axes. Small quantization noise in classical VTDC is enhanced by GRO. Large latency time of the classical Vernier TDC is dramatically reduced. The output of N-stage GVTDC can be communicated as:

$$out_{TDC} = k \times X - (k - 1) \times Y$$

$$k = \tau_1/\Delta, k - 1 = \tau_2/\Delta, \Delta = \tau_1 - \tau_2$$

Where X indicates the tap of slow GRO delay and Y indicates the tap of fast GRO delay. GVTDC and 2-D GVTDC wish to characterize k in advance. Hypothetically, k in GVTDC is not really a number, but in a 2-D GVTDC k is an integer. In 2-D GVTDC, analog tuning is not a better immunity technique to noise. Digital calibration method is embraced in this TDC. It precisely characterizes k. It dramatically compensating for temperature and process variations. In the real chip, k is characterized by a digital calibration[19]. In the real execution, k is typically not a number and difficult to anticipate because of GRO delay variations. Its improved resolution and latency time is highly used in DPLL applications.

CONCLUSION

Different types of TDC and its block implementation have been presented. Some advanced TDC architecture and its comparison have been reported in detail. TDC is used in all digital PLLs, time of flight estimation and medical imaging application, signal capturing at high speed, data converters and demodulators. This paper also describes about two groups of TDCs which is analog and digital TDCs and its time interval measurement.

REFERENCES

- [1] Raisanen-Ruotsalainen E, Rahkonen T, and Kostamovaara J, IEEE Solid-State Circuits Conf., Sep. 1995; vol: 30.
- [2] Park K and Park J, IEEE Conf. Rec. NSS., 1998; vol: 2, pp: 876–88.
- [3] Effendrik P, Time-to-Digital Converter (TDC) for WiMAX ADPLL in State-of-The-Art 40-nm CMOS, 2011.
- [4] Henzler Stephan, Springer Series in Advanced Microelectronics Time to Digital Converters, 2010; vol: 29, pp: 5-18.
- [5] Robert Bogdan Staszewski, Sudheer Vemulapalli, Prasant Vallur, John Wallberg, and Poras Balsara T, "1.3 V 20 ps Time-to-Digital Converter for Frequency Synthesis in 90 nm CMOS", 2006.
- [6] Shahrzad Naraghi, "TIME-BASED ANALOG TO DIGITAL CONVERTERS", 2009.
- [7] Gabara T J, Cyr G J, and Stroud C E, IEEE Transactions on Circuits and Systems II, Oct. 1992, vol: 39, no. 10, pp: 734–740.
- [8] Borivoje Nikolic, Vojin Oklobd zija G, Vladimir Stojanovic, Wenyan Jia, James Kar-Shing Chiu, and Michael Ming-Tak Leung, "Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements", 2000.
- [9] P. Dudek, S. Szczepanski, and J. Hatfield, IEEE J. Solid-State Circuits, Feb. 2007; vol: 35, no. 2, pp: 240–247.
- [10] Yu J, Dai F F, and Jaeger R C, IEEE Journal of solid-state circuits, April 2010; vol: 45, no. 4.
- [11] Sorkhabi, Majid Memarian, and Siroos Toofan, American Journal of Electrical and Electronic Engineering 1.2, 2013; pp: 19-22.
- [12] Straayer M Z, & Perrott M H, IEEE Journal of Solid-State Circuits, 2009; vol: 44(4), pp: 1089–1098.
- [13] Yao, Chen, et al., IEEE International Symposium on Circuits and Systems, 2012.
- [14] Vercesi L, Liscidini A and Castello R, IEEE J. Solid-State Circuits, Aug. 2010; vol: 45, no. 8, pp: 1504-1512.
- [15] Yu J J, & Dai F F, A 3-dimensional Vernier ring time-to-digital converter in 0.13 um CMOS, 2010; 1–4.
- [16] Ko, Chi-Tung, Kong-Pang Pun, and Andreas Gothenberg, Analog Integrated Circuits and Signal Processing 71.1 (2012): 151-153.
- [17] Lu P, Andreani P, Liscidini A, IEEE RFIC, Jun. 2013; pp: 151-154.
- [18] Elshazly, Amr, et al., IEEE Journal of Solid-State Circuits 49.5, 2014; pp: 1184-1197.
- [19] Lu, Ping, Ying Wu, and Pietro Andreani. "A 2.2 ps 2-D Gated-Vernier Time-to-Digital Converter with Digital Calibration.", 2016.